


FIG. 3

) Node Finder Sock 306 328 Clock 326 Registers Clock This cell specifies the pin name to which you want to make an assignment 승 ~ 336 PLL6_OUT1p PLL6_OUT0p ~ DQ528~ Registers DQ387 Enabled: 324 Source Name: Column I/O Column 1/0 334 322 User Interface Example I/O Standard I/O Bank 11 I/O Bank 8 I/O Bank 8 332 1/0 Bank 8 1/0 Bank 7 I/O Bank 8 I/O Bank 8 1/0 Bank 8 //O Bank 8 321 /O Bank 7 330 320 Pin_AA8 Pin_AA12 Pin_AA13 Pin_AA15 Pin_AA18 Pin_AA19 Pin_AA16 Pin_AA17 Pin_AA20 Pin_AA7 Pin AA7 cocation SERDES transmitter Custom region Signal Probe Timing Multicycle tco 312 ? SignalProbe 304 <<ne><< Information Name: Assignment Editor 300 302

FIG. 4






FIG. 6





FIG. 7



704	Ţ	Timing Report Table	Table					
/ 食						H		
Compilation Report								
		Source Name	Pin Location	Pin Name	Enable	Status	Delay (ns)	
E I Flow Settings	-	reg2	Pin_H35	sp2	On	Routed	8.786 ns	762
	2	reg1	Pin_U26	sp1	o	Routed	8.747 ns	<u></u>
Flow Log	8	00_niq	Pin_P27	sp_test	б	Routed	5.808 ns	
中一昌 昌 Analysis & Synthesis	4	reg 2	Pin_F35	Sp0	ő	Routed	Registered	
e	5	reg3	Pin_H34	Sp3	б	Routed	Registered	764
⊕···- ≜ □ Assembler 708	9	reg4	Pin_U27	Sp4	ő	Routed	Registered	>
白··- 트 〇 Timing Analyzer ~	7	reg5	Pin_T27	Sp5	o	Routed	Registered	
Timing Analyzer Settings	8	reg6	Pin_G35	Sp6	ō	Routed	Registered	
Timing Analyzer Summary	6	reg7	Pin_G34	Sp7	Б	Routed	Registered	
]	<i></i>	<i></i>	~	<i></i>	\- -		
Clock Setup 'clk'		730	732	734	736	738	739	
ost Elec				7	716			
pd 11 (11 (11 (11 (11 (11 (11 (11 (11 (11								
Source to Output Delays								
Minimum tpd								
Iming Analyzer IN Usage							_	
Timing Analyzer Messages	s							
		ì	(

FIG. 9




FIG. 10




FIG. 11




FIG. 12A




FIG. 12B